Aiisiracr -The European nehvor&/or Integrated Circuit testing education described in this paper addresses the shortage of skill in mixed-signal producfion festing by encouraging students at pre-and post-doctoral levels lo attend innovative fraining courses in the field, joinfly supported by industry. The objective o/ the present educational experience is to strengthen given leading educational centers in Europe, in the criticalfield of mixedsignal testing, with the active support and guidance of industcv. The project is an expansion o/ the successful French experience on engineering tesf education which allows any distant student to have a remote access to oneand one only -test resource center equipped with up-IOdafelhigh-tech testers.
the growing complexity of IP-based SoC devices, this high percentage is planned to increase significantly in the years to come. The global test cost for a given circuit mainly includes the cost for test development, the cost for implementing the full characterization test on high-tech engineering testers and the cost for using highly efficient production testers. To give an idea of the economical importance of testing problems, we have to keep in mind that the production test floor of a circuit founder typically consists of about one hundred IM€ testers. Such testers are used in three eight-hour shifts per day and all year round.
OBJECTIVE
The objective of the European network for test education presented here is to address the shortage in microelectronics engineers with testing skills. Consaering the economical context described above, four main levels of test competence are required for future microelectronics engineers, depending on their role in the production process. Taking into account the context described above, there is a strong demand from the microelectronics industry in engineers having knowledge ranging from the simple awareness of testing problems to the full skill and competence in IC testing. It is the objective of the present educational project to respond to this demand by implementing a European network for test education both in initial and continuing education context. The project aims at educating European microelectronics students in IC testing through the implementation of dedicated training courses on highly efficient ATEs. S c h testers are intensively used by circuit manufacturers during either the characterization phase of new designs or the production phase of mature devices.
This On the one hand, we witness the amazing event of the System-on-Chip (SoC) revolution which permits any electronic designer to create a complex system on a single chip by using sophisticated IF' (Intellectual Property) cores from various design providers. It is now also possible to easily mix analog and digital blocks on the same chip to design the so-called mixed-signal circuits that are boosted by the multimedia and telecom markets.
On the other hand, manufacturing testing is strongly boosted by research advances with the development of new testing techniques such as scan path, boundary scan, Iddq testing, delay testing, mixed-signal testing etc. At the same time, there is a strong demand from consumers for highly complex circuits at low cost, high quality, high reliability and reduced time-to-market. Automatic Test Equipments (ATEs) have thus undergone a strong technological mutation so as to be able to integrate these new techniques and requirements.
As a result of this combined evolution of design and test contexts, the test of new-generation mixed-signal SoCs through the use of new-generation sophisticated test tools become a very critical economical problem, as the first section ofthis paper underlines.
Under these conditions the education of engineering test in undergraduate and graduate curricula has to be reconsidered. The idea of making ATE accessible to Academic Institutions to make manufacturing testing a part of EE curriculum becomes imperative. This will undoubtedly help microelectronic students to be aware of modern testing problems.
Graduate Level
Our main idea when initiating CRTC five years ago was to bridge the gap between academic testing teaching and effective industrial testing needs [2] [3] . Indeed, we observed that during their job interview students often encountered problems when discussing about IC testing. The reason is a certain misunderstanding about the exact meaning of the word lesl. When educated in academic IC testing, microelectronics students are aware of theoretical topics such as: fault modeling, fault simulation, test generation, Design-for-Test (Dff), Built-In Self-Test, etc. When speaking about industrial testing, the employer essentially refers to topics such as: characterization test, production test, wafer sort, Average Quality Level (AQL), November 6 -9,2002, Boston, MA
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Automatic Test Equipment (ATE), Shmoo plot characterization, test flow, multi-site testing, etc. Obviously, the vocabulary as well as the underlying concepts differ. Accordingly, we found it mandatory to give our microelectronic graduates a better electronic education by including engineering testing in their curriculum.
From the five-year experience of CRTC we have noticed that students with knowledge in engineering testing undoubtedly have a good added-value when competing to get a job in microelectronics industry.
Undergraduate Level ATE test training has also proved to be very profitable in the context of undergraduate education. In fact, the only prerequisites for testing a standard IC are the basics of fundamental electronics. In a first approach of circuit testing, it is not necessary to have full knowledge of theoretical test methods.
We have noticed that the development of a complete test program for a classical standard IC strongly contributes to the students' better understanding of electronics. Indeed, during their training period, students often realize the major role played by the so-called circuit data sheet. As an example, a majority of students are completely unaware of the importance of critical parameters such as set-up time and hold time for a satisfactory design of a sequential circuit. The lab palt of the training gives them the opportunity to visualize and measure these timing parameters.
TRAWING CONTENTS
The training courses we propose to implement at European level will be open for pm-and post-doctorate shldentr from universities or engineering schools. These training courses will permit to contribute to address the shortage of skills in circuit testing for the microelectronics industry. In particular, it is aimed at allowing the trainees to acquire a solid knowledge in the strategic domain of mixed-signal and SOC testing.
The two main training courses we propose in order to initiate students and engineers to digital IC test stem from those developed by Agilent (ex Hewlett Packard) for the 83000 tester [15]. AAer completing level I training, each trainee will be able to make a competent use of any digital ATE to test a device for its performance parameters and specifications, to build up a test flow to automate the test execution and to create a test program to be executed on the production test floor. After completing level 2 training, helshe will have gained the know-how to test complex devices, to convert simulation data and to make an optimum use of tester resources. Both training courses use a standard digital circuit as DUT (Device Under Test) simply to illustrate all testing functions. Each training is built up on lessons and related lab exercises. The network configuration of CRTC allows any trainee in any distant center to prepare lab exercises using local resources. Moreover, the Montpellier, the implementation has been thought to make the CRTC testers reachable by net from any remote center. CRTC is mainly equipped with up-to-date/high-tech ATEs such as Agilent 83000.F330t VLSl tester.and Agilent 93000 SoC tester. In each of the 11 CNFM centers, a server with test software facilities is implemented to allow the local development of test programs (Figure 1 (Table 111) . CRTC organizes several one-week training sessions in the field of digital testing (level 1: basics on characterizationtproduction test, level 2: advanced knowledge on engineering testing,) and mixedsignal testing. Each one-week training course is made of a theoretical part (based on slides) combined with effective labs o n highly efficient industrial testers. Hardware and software resources having been clearly identified, the project success mainly necessitates a large amount of highly qualified human resources. The key point is to dispose of a test engineer at CRTC to manage all the technical problems induced by the project extension. In addition to its classical technical and administrative missions (tester and software maintenance, upgrade survey, training schedule, etc.), the CRTC test engineer has to guarantee a hotline every time a center is connected. For instance, when a distant center performs a training course for 16 students developing test programs in parallel on 8 workstations, the center has to manage the sequential connections to the CRTC tester, and in case any problem occurs, such a hotline becomes mandatory.
The schedule for project planning is described in Figure 3 . The future trainers ofeach academic partner will be fint trained to engineering test on the Agilent 83K tester of CRTC in Montpellier. Next, these trainers will perform the same training course to their students concurrently in each center. Sixteen students per academic center will thus be trained. Finally, the industrial partner (Agilent Technologies) will train academic participants to more specific test techniques at CRTC. So that, in the future, each academic center will specialize its teaching team in a given test field: mixed-signal test andor memory test.
As an unfortunate consequence of remote testing policy, distant students never see the tester on which they work. Because this may be a little bit frustrating, we decided to complete the training by providing a web document that presents the tester (mainframe, test head, inside view) and introduces the main practical works to perform before running a test.
By the end of the project, engineering test knowledge dissemination will results in three European centers of competence in Mixed-Signal testing and three European centers of competence in Memory Testing (Table IV) .
This configuration will allow a year-round offer in engineering testing education in Europe to he: 5 training courses in Digital Test 
